Senior Digital Design Engineer at AMD focusing on SoC interconnect and memory subsystems performance modeling and RTL correlation. The role involves collaborating with architects and designers to meet performance targets for next-generation memory technologies and scalable interconnects.