Analog Designer (1 Year Contract)

AMD AMD · Semiconductors · MARKHAM, Canada · Engineering

This role focuses on physical verification of I/O pad rings for AMD products, ensuring integration issues are identified and resolved before final chip integration. Responsibilities include assembling macros/IPs into a database, running verification tools (DRC, LVS, ERC, PERC), and facilitating reviews and waivers.

What you'd actually do

  1. assembly of macros/IPs/RDL into an I/O pad ring database, and then running various verification tools on that assembled database to determine integration issues.
  2. Construction of product I/O pad rings using established flows and scripts.
  3. Physical verification on designs that contain up to 200M devices including: LVS, DRC, ERC and PERC.
  4. Delivery of all needed waivers(Electronic Rule Check /Design Rule Check /EDRC/PERC) and documentation to SoC teams
  5. Facilitate ESD and design reviews for 3rd party IPs and I/O ring

Skills

Required

  • Physical verification tools (Mentor Calibre, Synopsys ICC/ICC2/ICV)
  • Electrical/Computer/Biomedical/Mechanical Engineering Degree or Electronics related Diploma

Nice to have

  • Perl programming
  • TCL
  • SVRF
  • TVF programming
  • IP layout design experience
  • Cadence exposure
  • Physical verification experience for tile of chip physical design

What the JD emphasized

  • Strong understanding of physical verification checks (Layout VS Schematic /Design Rule Check /Electronic Rule Check/PERC), and ability to debug and resolve issues.
  • Must have ability to communicate with various teams to articulate issues, requirements as they pertain to layout in order to facilitate solutions