Analog Layout Design Engineer – Serdes

AMD AMD · Semiconductors · Singapore · Engineering

Analog Layout Design Engineer for SerDes technology at AMD, focusing on high-performance wireline transceivers for AMD CPU and GPU products. Responsibilities include block-level physical implementation, post-layout analysis, and driving layout productivity improvements.

What you'd actually do

  1. Layout design of high speed and high performance SerDes analog mixed signal circuit in accordance to project requirements and specifications.
  2. Block level physical implementation which includes floor-planning, power distribution network, clock and signal routing, analog and mixed signal transistor level layout.
  3. Participate in post-layout circuit performance analysis.
  4. Participate in block / IP / chip level integration activities.
  5. Estimate realistic schedule, track and report clear progress and status.

Skills

Required

  • Bachelors or Masters degree in Computer Engineering / Electrical Engineering or related field
  • analog and mixed signal layout fundamentals
  • IR, EM, self and coupling capacitances, RC delay and self-heating
  • physical design verifications (LVS / DRC / ERC / ANT / ESD / etc.)
  • circuit design concepts / flows and IC manufacturing processes

Nice to have

  • high speed layout design
  • innovative and creative ideas
  • team player
  • excellent communication skills
  • experience collaborating with other engineers located in different sites / time zones
  • strong analytical and problem-solving skills
  • willing to learn
  • ready to take on problems
  • high speed critical signal routing and shielding
  • Experience in layout of high-speed SerDes blocks and PLLs in advanced Fin-FET process
  • Experience with digital on top integration flow or digital SOC flow
  • Experience with Cadence SKILL and other programming (Perl, Python, Tcl, etc.)
  • Ability to work closely with the remote & different time zones design teams.
  • Excellent team player and good communication skills.

What the JD emphasized

  • high speed layout design
  • complex design challenges
  • collaborating with other engineers located in different sites / time zones
  • strong analytical and problem-solving skills
  • willing to learn
  • ready to take on problems
  • high speed critical signal routing and shielding
  • physical design verifications (LVS / DRC / ERC / ANT / ESD / etc.)
  • high-speed SerDes blocks and PLLs in advanced Fin-FET process
  • digital on top integration flow or digital SOC flow
  • Cadence SKILL and other programming is a benefit (Perl, Python, Tcl, etc.)
  • Ability to work closely with the remote & different time zones design teams.