Asic Verification Engineer

NVIDIA NVIDIA · Semiconductors · Bangalore, India

NVIDIA is seeking an ASIC Verification Engineer to plan and implement IP/Cluster/SOC functional verification of designs for Graphics Processors and Tegra SOCs. The role involves creating regression plans, ensuring code and functional coverage closure, performing pre-silicon validation, and debugging post-silicon issues. Collaboration with HW architects, designers, performance verification teams, FPGA, and S/W teams is expected.

What you'd actually do

  1. Own ASIC verification of IP/Cluster for complicated designs in RTL.
  2. Work with HW architects and designers to make the right implementation choices.
  3. Interact with the Performance verification teams to augment verification through dynamic simulations and/or Formal verification techniques.
  4. You will work with the specifications and ensure functional and code coverage of all the RTL which you will verify.
  5. Partner with and enable FPGA and S/W teams to ensure that S/W is tested.

Skills

Required

  • BS / MS or equivalent experience.
  • 2+ years of design experience.
  • Experience in ASIC verification of complex design units for at least one or two projects.
  • Background with design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB).

Nice to have

  • Knowledge of Memory controllers or prior experience with verification of IP/clusters involving access to Memory.
  • Good debugging and problem solving skills.
  • Scripting knowledge (Python/Perl/shell).
  • Good interpersonal skills and ability & desire to work as a part of a team.
  • Exposure to System Verilog and UVM based methodology for ASIC verification is highly desired.