Chipset Io Validation Engineer

AMD AMD · Semiconductors · Shanghai, China · Engineering

This role focuses on validating chipset IO for AMD client products, including UFS and other IO blocks. Responsibilities include defining validation strategies, executing bring-up tests, developing automated tests and AI tools, triaging issues, and collaborating with cross-functional teams. The role requires expertise in x86 architecture, UFS domain, and post-silicon validation, with a strong emphasis on debug and root-cause analysis.

What you'd actually do

  1. Define end-to-end validation strategy /plan for UFS and chipset IO across IP, integration, and platform/system levels; establish coverage goals, entry/exit criteria, and sign-off requirements.
  2. Plan and execute bring-up for UFS host and devices, chipset IO blocks (USB/PCIe/SATA.etc), and platform-level use cases across boot, runtime, power-state transitions, and stress/margin conditions.
  3. Develop and maintain automated test and AI tool, including interop/compliance suites
  4. Triage issues across IP/firmware/BIOS/platform layers; isolate, reproduce, and root-cause using logs, traces, and hardware instrumentation, also Collaboration with multi-functional HW and FW teams to debug and tackle complex issues
  5. Communicate status, risks, and recovery plans to program leadership; contribute to POR and sign-off reviews

Skills

Required

  • x86 architecture
  • system-level interactions
  • UFS domain expertise
  • JEDEC UFS 3.x/4.x
  • UFSHCI
  • UniPro
  • M-PHY
  • post-silicon validation
  • debug
  • root-cause analysis
  • Windows ETL/WPP
  • protocol analyzers

Nice to have

  • pre-silicon validation/verification
  • simulation
  • emulation
  • FPGA/prototyping
  • VIP
  • AI tool development