Cpu Power Estimation and Optimization

AMD AMD · Semiconductors · Bangalore, India · Engineering

This role is a technical lead for CPU power estimation and optimization, focusing on shaping power strategy for high-performance CPU cores. The individual will deliver credible power projections from early architecture through sign-off and influence CPU design decisions across multiple generations. Responsibilities include defining CPU power architecture, establishing voltage domain power goals, quantifying power costs of micro-architectural features, developing and maintaining CPU-specific power models, and identifying architectural power-reduction opportunities. The role requires deep expertise in CPU micro-architecture and power drivers, strong background in power modeling, estimation, and correlation, and the ability to influence architecture decisions using quantitative power analysis.

What you'd actually do

  1. Act as the technical lead for CPU power estimation and optimization , shaping power strategy for high‑performance CPU cores . Deliver credible power projections from early architecture through sign‑off and influence CPU design decisions across multiple generations.
  2. Define CPU power architecture including core, cache (L1/L2/L3)
  3. Establish voltage domains power goals for each states, performance states, low‑power modes, and CPU use‑case power envelopes
  4. Drive power‑performance‑area (PPA) tradeoffs for different goals for CPU units
  5. Quantify power cost of CPU micro‑architectural features (pipeline depth, width, speculation, cache structures, predictors, queues, buffers)

Skills

Required

  • Deep expertise in CPU micro-architecture and power drivers
  • Strong background in power modeling, estimation, and correlation for high-performance CPUs
  • Proven ability to influence architecture decisions using quantitative power analysis

Nice to have

  • Advanced-node CPU design experience
  • Pre‑silicon to post‑silicon power correlation experience
  • Experience defining reusable CPU power methodologies adopted at scale

What the JD emphasized

  • technical lead for CPU power estimation and optimization
  • power strategy for high-performance CPU cores
  • CPU power architecture
  • power‑performance‑area (PPA) tradeoffs
  • CPU micro‑architectural features
  • CPU power estimation strategy
  • CPU power models
  • CPU power reduction opportunities
  • CPU roadmap decisions
  • realistic workloads (client, server, AI, mixed workloads)