Debug Lead Engineer

AMD AMD · Semiconductors · Bangalore, India · Engineering

This role is for a Lead Debug Engineer at AMD, focusing on the pre-silicon to post-silicon environment for feature enablement and SoC-system level flows. The responsibilities include leading bring-up planning, debugging critical silicon issues, and collaborating with cross-functional teams. While AI is mentioned as a general area AMD is involved in, this specific role is centered on hardware and firmware engineering for AMD's computing products, not on developing AI models or AI-specific systems.

What you'd actually do

  1. Assume technical responsibility from Pre-silicon to Post-silicon environment for Feature enablement and SoC-System level flow for use cases.
  2. Pre-Silicon: New SOC features enablement, implementation and coverage plan in Emulation
  3. Post Silicon: Lead the Bring-up planning in collaboration with Silicon teams, Platform, Firmware / BIOS, Post Si Validation team so we have the fastest and functional bring-up as soon as silicon arrives in the lab.
  4. Post Silicon: Lead cross-functional critical silicon issue debug, uplevel and communicate the updates into core teams and Management program reviews.
  5. Exhibit strong technical leadership on X86 architecture and associated feature implementation

Skills

Required

  • X86 architecture
  • Pre and Post Silicon enablement and validation
  • BIOS/FW/SW intercepting knowledge
  • HW and FW aspects of X86 design
  • Hardware/Firmware and Software integration
  • Risk assessment and mitigation
  • Cross-functional stakeholder management
  • High Speed I/Os (PCIe, Memory, USB, Display, Ethernet)
  • Power Management
  • High speed and board measurement techniques
  • TCL scripting
  • Python scripting
  • Communication and collaboration skills

Nice to have

  • Experience with DV/Silicon Designers/Pre-silicon/Platform/BIOS/FW/ SW teams
  • Experience with Oscilloscopes, Logic Analyzers, Debugger tools, Raspberry PI, Network analyzers

What the JD emphasized

  • over 15 years of experience
  • Solid experience in both Pre and Post Silicon enablement and validation
  • Solid Experience and Knowledge in the HW and FW aspects of X86 design
  • Solid experience in connecting the bigger picture across different related domains between Hardware/Firmware and Software and com
  • Adept in calling out risks while anticipating issues and coming up with appropriate mitigation plans