Lead Silicon Design Engineer - Rtl

AMD AMD · Semiconductors · Hyderabad, India · Engineering

Lead Silicon Design Engineer (RTL) at AMD, focusing on IP cores for high-performance products in networking, security, and storage. The role involves developing synthesizable RTL, utilizing AI tools for design productivity, collaborating with cross-functional teams, and mentoring junior designers. Experience with data networking, communications protocols, and ASIC design flows is required.

What you'd actually do

  1. Develop synthesizable RTL for IP cores targeting advanced technology nodes
  2. Utilize modern AI tools to achieve a high level of RTL design productivity through code generation, refactoring, documentation, and debug
  3. Collaborate directly with IP Architecture, IP Verification, and SoC integration teams
  4. Contribute to design specifications for IP cores
  5. Resolve IP simulation regression failures through close collaboration with IP Verification Team and work with Verification Team members to ensure achievement of verification quality metrics

Skills

Required

  • Verilog RTL coding
  • front-end design flows
  • data networking
  • communications protocols
  • ASIC architecture
  • RTL design
  • EDA design processes
  • ASIC and/or FPGA solutions delivery
  • team player
  • excellent written and verbal communication skills
  • collaborating across multiple design sites and time zones
  • strong analytical and problem-solving skills
  • self-starter
  • desire to learn
  • ability to solve complex, novel, and non-recurring problems
  • attention to details
  • working amongst a multi-disciplinary team
  • Bachelors or Masters degree in computer engineering/Electrical Engineering

Nice to have

  • 8 Years experience in RTL (Verilog / System Verilog) ASIC design experience through implementations targeting leading edge ASIC technologies
  • Proven experience with industry-leading ASIC design tools, synthesis tools, flows, and timing closure
  • Experience driving AI-powered tools (VS Code, GitHub Copilot, Cursor) that integrate LLMs (Claude, Codex/GPT) for RTL design
  • Experience executing design checks such as lint, CDC, and LEC using industry standard ASIC tools
  • Skilled in simulation and debugging with functional verification tools from Synopsys, Cadence, and/or Siemens (Mentor) including Gate-level simulations
  • Excellent understanding of standard bus/interface protocols (i.e. AXI, AHB, AMBA)
  • Experience in modern, complex networking architecture and digital design in general
  • Experience with networking protocols (such as Ethernet) and standards for digital communication systems, optical communications, and packet processing applications
  • Familiarity with encryption protocols (such as MACsec and IPsec) and security technologies for digital communication systems
  • Proficient with workplace AI tools (Microsoft M365 Copilot, ChatGPT, Atlassian Rovo)
  • Proficient with scripting languages such as Python, Perl, TCL, Makefile, and csh/bash

What the JD emphasized

  • AI tools for productivity
  • RTL design
  • ASIC projects