Lead Silicon Design Engineer - Rtl

AMD AMD · Semiconductors · Hyderabad, India · Engineering

Lead Silicon Design Engineer responsible for RTL design of IP cores for high-performance AMD products, targeting networking, security, storage, and other applications. The role involves developing synthesizable RTL, utilizing AI tools for design productivity, collaborating with cross-functional teams, and mentoring junior designers. Experience with AI-powered tools for RTL design and general workplace AI tools is preferred.

What you'd actually do

  1. Develop synthesizable RTL for IP cores targeting advanced technology nodes
  2. Utilize modern AI tools to achieve a high level of RTL design productivity through code generation, refactoring, documentation, and debug
  3. Collaborate directly with IP Architecture, IP Verification, and SoC integration teams
  4. Contribute to design specifications for IP cores
  5. Resolve IP simulation regression failures through close collaboration with IP Verification Team and work with Verification Team members to ensure achievement of verification quality metrics

Skills

Required

  • Verilog RTL coding
  • Front-end design flows
  • Data networking and communications protocols
  • ASIC architecture and RTL design
  • EDA design processes
  • ASIC and/or FPGA solutions delivery
  • Analytical and problem-solving skills
  • Team collaboration
  • Written and verbal communication skills

Nice to have

  • 8 Years experience in RTL (Verilog / System Verilog) ASIC design experience through implementations targeting leading edge ASIC technologies
  • Industry-leading ASIC design tools, synthesis tools, flows, and timing closure
  • AI-powered tools (VS Code, GitHub Copilot, Cursor) that integrate LLMs (Claude, Codex/GPT) for RTL design
  • Lint, CDC, and LEC using industry standard ASIC tools
  • Simulation and debugging with functional verification tools from Synopsys, Cadence, and/or Siemens (Mentor) including Gate-level simulations
  • Standard bus/interface protocols (i.e. AXI, AHB, AMBA)
  • Modern, complex networking architecture and digital design
  • Networking protocols (such as Ethernet) and standards for digital communication systems, optical communications, and packet processing applications
  • Encryption protocols (such as MACsec and IPsec) and security technologies for digital communication systems
  • Workplace AI tools (Microsoft M365 Copilot, ChatGPT, Atlassian Rovo)
  • Scripting languages such as Python, Perl, TCL, Makefile, and csh/bash

What the JD emphasized

  • Proven experience with industry-leading ASIC design tools, synthesis tools, flows, and timing closure
  • Experience driving AI-powered tools (VS Code, GitHub Copilot, Cursor) that integrate LLMs (Claude, Codex/GPT) for RTL design
  • Proficient with workplace AI tools (Microsoft M365 Copilot, ChatGPT, Atlassian Rovo)