Mixed Signal Custom Layout Engineer (1-year Temporary)

AMD AMD · Semiconductors · MARKHAM, Canada · Engineering

This role involves designing the layout for digital and analog circuits using industry-leading CAD tools and foundry technology. The candidate will be responsible for various stages of project development, from initial floor planning to tape out tasks, including running verification tools and potentially guiding offshore contractors. The role also explores AI-assisted tools to enhance design processes.

What you'd actually do

  1. Create clean, robust layouts for digital and analog building blocks at the transistor level in Cadence Virtuoso.
  2. Floorplan, route, and assemble lower-level cells into macros
  3. Build black-box/abstract models and views consumed by other teams; contribute to tapeout collateral for custom blocks.
  4. Run hierarchical checks at cell/macro levels (DRC, LVS, ERC, EM/IR, Latch-up/ESD) and iterate to closure in partnership with circuit owners.
  5. Explore and leverage AI-assisted tools and workflows to improve layout productivity, verification efficiency, and design quality.

Skills

Required

  • Custom layout using Cadence Virtuoso.
  • Physical verification using Mentor/Siemens Calibre (LVS, DRC, PERC) and ERC/EM/IR flows.
  • Electrical/Mechanical Engineering Degree and/or Electronics related Diploma

Nice to have

  • Scripting/automation in Perl, TCL, SVRF/TVF, SKILL is a plus.
  • Exposure to advanced nodes (e.g., 2nm/3nm; experience at 5nm/7nm also valued).
  • Background with IP/standard-cell layout, high-speed differential signaling, PLL/DLL/VCO, DACs, power pads, and in-context XOR.

What the JD emphasized

  • AI-assisted tools and workflows