Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging

Amazon Amazon · Big Tech · Austin, TX · Hardware Development

This role focuses on the physical design and layout of advanced IC packages for machine learning and data center ASICs. The engineer will execute package layout tasks from floor planning to tape out, working with various teams to meet performance and reliability targets. This involves implementing designs for advanced packaging architectures like 2.5D interposer and 3D-IC, performing routing for high-density interconnects, and collaborating on die-level optimization. The role requires experience with package layout tools and understanding of advanced packaging technologies and design rules.

What you'd actually do

  1. Execute package layout tasks across the design cycle: die floor planning, bump/pad assignment, RDL routing, substrate design, verification, and tape out release.
  2. Implement physical designs for advanced packaging architectures including 2.5D interposer, 3D-IC, fan-out wafer-level packaging, and silicon bridge technologies (e.g., CoWoS, EMIB, or similar).
  3. Support package floorplan development considering die placement, bump maps, power/ground distribution, signal escape routing, and decoupling capacitor placement.
  4. Perform RDL and substrate routing for high-density interconnects including microbumps, C4 bumps, TSVs, microvias, and PTH vias across multi-layer organic substrates or silicon interposers.
  5. Support die-level RDL routing and bump planning in coordination with ASIC physical design teams to help co-optimize the die-package interface.

Skills

Required

  • Bachelor's degree in Electrical Engineering or a related field
  • 5+ years of experience in IC package layout and physical design
  • Experience executing package designs from concept through tape out for multi-layer organic substrates or silicon interposers
  • Hands-on experience with package layout tools such as Cadence APD/SiP, Synopsys IC Packaging, Mentor Xpedition, or equivalent
  • Understanding of advanced packaging technologies: 2.5D/3D-IC, fan-out WLP, RDL, TSV, microbump, or silicon bridge interconnects
  • Working knowledge of package design rules, DFM constraints, and physical verification methodologies (DRC, connectivity checks)
  • Experience with bump map and ball map definition, escape routing strategies, and power/ground plane design
  • Good communication skills with the ability to work effectively across design, SI/PI, and manufacturing teams

Nice to have

  • MS with 3+ years in IC package layout and physical design
  • Familiarity with substrate and interposer manufacturing processes, material properties, and their impact on design decisions
  • Exposure to chiplet-based or heterogeneous integration packaging architectures
  • Familiarity with package-level SI/PI concepts (impedance control, PDN layout, crosstalk-aware routing) sufficient to collaborate with SI/PI engineers
  • Experience developing automation scripts (Python, TCL, Skill, Ravel) for layout tasks or design rule checks
  • Exposure to working with OSAT partners on NPI builds or yield improvement efforts
  • Familiarity with high-bandwidth memory (HBM) integration in advanced packaging contexts