Senior Timing Engineer - Circuits

NVIDIA NVIDIA · Semiconductors · Santa Clara, CA

Senior Timing Engineer role focused on timing analysis and signoff of custom circuit macros for processor design, utilizing industry-standard STA tools. Requires expertise in timing constraints, ECOs, and process variation modeling.

What you'd actually do

  1. Participate in groundbreaking processor design in deep submicron technologies.
  2. Work as part of a global circuits team alongside circuit designers to drive timing analysis and signoff of custom circuit macros (digital, semi-custom and analog mixed-signal).
  3. Apply knowledge and experience to standardize improving timing convergence flows while working with methodology teams.
  4. Develop timing models and methodology for innovative and unique custom macro designs.
  5. Validate timing of custom circuit designs using STA tools including PrimeTime, Tempus and various SPICE simulation tools.

Skills

Required

  • BS (or equivalent experience) in Electrical or Computer Engineering
  • 6+ years of experience for Masters and 8+ years for Bachelors with majority of experience in custom circuit timing analysis/signoff
  • Expertise and in-depth knowledge of industry standard STA tools such as Primetime, Tempus, and other timing analysis tools
  • Proven experience in timing constraints generation and management
  • Basic level understanding of transistor-level circuits and SPICE simulations for correlating to STA and noise results
  • Expertise in analysis and fixing of timing paths through ECOs including crosstalk and glitch noise
  • Knowledge in process variation effect modeling and experience in design convergence in multi GHz deep submicron technology
  • Familiarity with clocking specs such as jitter, IR drop, skew, crosstalk, etc.
  • Solid understanding of extracted timing models and the usage of .libs in Primetime
  • Great teammate with outstanding interpersonal skills

Nice to have

  • Understanding of DFT logic and experience with DFT timing signoff for various modes e.g., shift, capture, BIST, etc.
  • Knowledge of timing closure strategies for digital logic/macros part of AMS designs/IPs
  • Experience in critical path planning and crafting
  • Experience in methodology and/or flow development as well as automation
  • Knowledge of deep sub-micron process nodes and hands-on experience in modeling and converging timing in these nodes as well as strong scripting skills for flow automation; experience with TCL, Python is a plus

What the JD emphasized

  • custom circuit timing analysis/signoff