In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
In this role, you will own the full verification life-cycle from verification planning and test execution to coverage closure, with an emphasis on meeting stringent AI/ML performance and accuracy goals, build constrained-random verification environments capable of exposing corner-case bugs and ensuring the reliability of Artificial Intelligence/Machine Learning (AI/ML) workloads on Tensor Processing Unit (TPU) hardware. You will collaborate closely with design and verification engineers in active projects and perform verification.
The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving team behind Google's groundbreaking innovations, empowering the development of our AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
Responsibilities
- Plan the verification of digital design blocks and interact with design engineers to identify important verification scenarios.
- Identify and write all types of coverage measures for stimulus and corner-cases.
- Debug tests with design engineers to deliver functionally correct design blocks.
- Measure to identify verification holes and to show progress towards tape-out.
- Create a constrained-random verification environment using SystemVerilog and Universal Verification Methodology (UVM).
Qualifications
Minimum qualifications:
- Bachelor's degree in Electrical Engineering or equivalent practical experience.
- 1 year of experience with verification methodology such as Universal verification methodology (UVM).
- 1 year of experience in the verification of IP designs such as IP, SoC, vector CPUs, etc.
- Experience with SystemVerilog, SystemVerilog Assertions (SVA), and functional coverage.
Preferred qualifications:
- Master's degree in Electrical Engineering or a related technical field.
- Experience with industry-standard simulators, revision control systems, and regression systems.
- Experience in Artificial Intelligence/Machine Learning (AI/ML) accelerators or vector processing units.
- Experience with the full verification life-cycle.
- Excellent problem-solving and communication skills.