Soc Clocks Design Automation Engineer

NVIDIA NVIDIA · Semiconductors · Tel Aviv, Israel +2

NVIDIA is seeking a SoC Clocks Design Automation Engineer to develop and support clock-related design flows and methodologies for SoC and networking chips. The role involves collaborating with design teams, improving SoC top-level automation scripts, and supporting integration activities. Candidates should have at least 2 years of experience in SoC design or design automation, with strong scripting skills (Python preferred) and familiarity with EDA tools.

What you'd actually do

  1. Develop and maintain design automation and methodologies for SoC and networking clock flows.
  2. Collaborate with design, STA, and project teams to ensure timely and high-quality design closure.
  3. Develop and improve SoC top-level automation scripts and flows built upon existing infrastructure and tools.
  4. Support SoC integration and construction flow activities across multiple projects.
  5. Assist in timing, power, and noise analysis to ensure efficient performance.

Skills

Required

  • B.Sc. or M.Sc. in Electrical or Computer Engineering, or relevant professional experience.
  • At least 2 years of confirmed experience in SoC design, design automation, or methodology development.
  • Strong programming or scripting skills in at least one language (Python preferred; Perl, Tcl, or Make are advantages).
  • Understanding of physical design concepts including placement, routing, timing closure, and ECO implementation.
  • Familiarity with EDA tools for synthesis, place-and-route, and timing analysis (Synopsys or Cadence flows).
  • Strong analytical, problem-solving, and soft skills.

Nice to have

  • Experience developing or maintaining SoC design or automation flows.
  • Knowledge of timing-related analysis (crosstalk, noise, delay).
  • Background in power or timing optimization techniques.
  • Collaborative attitude with the ability to work effectively across multi-functional teams.
  • Self-motivated and eager to learn while improving existing design flows.