Sr. Engineer, Silicon Validation , Annapurna Labs

Amazon Amazon · Big Tech · Cupertino, CA · Hardware Development

Senior Engineer responsible for the software-driven pre-silicon validation of AI acceleration engines (Trainium and Inferentia), focusing on testing strategy, functional and performance verification, and ensuring silicon quality. This role involves complex HW/SW co-design testing, mentoring engineers, and influencing architectural decisions.

What you'd actually do

  1. Develop, run and debug SW based testing primarily for the pre silicon validation of the compute and AI acceleration engines
  2. Develop unit testing as well as end to end testing, varying simple single engine operations as well as entire neural network layers.
  3. Focus on early development of testing, finding early bugs and supporting quick ramp of fully compiled software (aka Neuron) testing on emulation
  4. Contribute and debug over multiple layers of the stack for test development – from RTL through firmware, software and testbench development
  5. Re-use and scale verification infra across pre-Si and emulation teams.

Skills

Required

  • 6+ years of experience working as verification or chip design engineer
  • 2+ years of experience in HW/SW co-design-based testing
  • Proven experience developing SW based tests for ML accelerator SOC
  • 3+ years experience working on the verification of AI acceleration engines
  • Computer architecture and AI acceleration HW architecture knowledge
  • Deep understanding of hardware verification methodologies and coverage analysis
  • Experience testing on emulation platforms

Nice to have

  • Masters in computer Science, Electrical Engineering, or related field
  • Deep understanding of hardware verification methodologies and coverage analysis
  • Experience developing validation frameworks, test automation infrastructure, or debug tools
  • Demonstrated ability to influence senior leadership on technical investments and priorities

What the JD emphasized

  • HW/SW concurrent verification methodologies and strategies
  • AI acceleration engines architecture and design
  • pre silicon verification
  • AI acceleration engines

Other signals

  • AI acceleration engines
  • pre silicon verification
  • HW/SW concurrent verification