Team Introduction Our team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve our billions of users. We are looking for strong video codec design engineers to design hardware accelerators for advanced video encoding and processing. The successful candidate will be part of a fast-growing team that includes algorithm, architecture, software, firmware, and hardware design and verification experts with a dedication to technical excellence and a passion to build large-scale and high-performing video platforms and services.
Responsibilities：
- In this role as a design verification engineer, you will be taking on an important role in helping deliver a Video Codec IP by generating test benches and running simulations.
- You will interface with architects and ASIC/FPGA design engineers to develop test plans, lead bug tracking, and automation of regression testing.
Requirements
Minimum Qualifications:
- Experience with SystemVerilog, UVM methodology
- Knowledge of SystemC and DPI
- Excellent knowledge of scripting languages such as Perl, Python, Tcl, Unix-shell scripting
- Working experience with generating test benches and a leadership role in bug tracking
- Hands-on experience in VCS, Verdi. Capable of waveform debug, and isolate the TB/Design issue.
Preferred Qualifications:
- Knowledge of Video Codecs
- Experience with SystemVerilog Assertions
- Experience with formal verification is a plus
- Knowledge of C programming and can modify existing C-model for vector/debug buffer dump is preferred.