Currently tracking 440 active AI roles, down 53% versus the prior 4 weeks. Primary focus: Serve · Engineering. Salary range $100k–$575k (avg $262k).
NVIDIA currently has 496 active AI-related job listings. The majority of these roles, 52%, are focused on serving infrastructure, with agents representing another significant segment at 23%. Engineering is the dominant function, with 441 positions. The United States leads hiring geographies with 287 roles, followed by China with 64. Frequent tech tags include model_serving, inference_infra, and agent_orchestration, suggesting a focus on deployment and management of AI models. Over the last 30 days, NVIDIA posted 214 new AI roles, a 27% decrease compared to the previous 30-day period.
NVIDIA currently has 487 active AI-related roles in our index. The most common open titles are: Deep Learning Performance Architect (4), Senior Deep Learning Performance Architect (4), AI Research Scientist (3), Developer Technology Engineer - AI (3), Manager, Deep Learning Algorithms (3). Most positions are in Engineering and Research.
NVIDIA's active AI hiring is concentrated in: serving infrastructure (54%), agents (21%), application (8%). These categories follow a seven-stage AI lifecycle: data, pre-training, post-training, serving infrastructure, agents, evaluation, and application.
NVIDIA is hiring AI talent in: United States (286 roles), China (59 roles), Israel (50 roles), Germany (21 roles).
Job postings at NVIDIA most frequently reference: model serving, inference infra, agent orchestration, llm observability, multimodal.
In the past 30 days, NVIDIA has posted 110 new AI-related roles. That is a -50% change versus the prior 30 days (218 → 110).
| Title | Stage | AI score |
|---|---|---|
| Systems Software Engineer, Manageability Stack Systems Software Engineer role focused on developing firmware for NVIDIA's Tegra chipsets, supporting platforms in automotive, datacenter, and other areas. Responsibilities include building tools within ARM's execution environment, bare-metal development, and collaborating with hardware architecture teams. | — | 0 |
| Senior Formal Verification Engineer Senior Formal Verification Engineer at NVIDIA responsible for formally verifying complex hardware designs using advanced property proving techniques. The role involves close interaction with design, architecture, and validation teams, as well as NVIDIA's internal FV R&D group. Responsibilities include defining scope, creating testplans, building testbenches, coding assertions, applying abstraction and coverage techniques, and developing verification flows with vendor and internal tools. | — | 0 |
| Senior Verification Engineer, PCIE Senior Verification Engineer for PCI Express controllers, focusing on ASIC design verification using UVM and SystemVerilog. The role involves building verification components, understanding design specifications, and collaborating with cross-functional teams. |
| — |
| 0 |
| Senior System Software Engineer - QNX BSP and IOs Virtualization Senior System Software Engineer to join NVIDIA's Automotive Team, focusing on developing innovative, secure, and high-performance automotive systems. Requires strong understanding of System Software development on Real Time OS (RTOS), ARM architecture, Virtualization, C/Ada/SPARK programming, and formal methods. The role involves architecting, designing, and developing safety (ISO26262) and security (ISO21434) compliant system software, Real Time System Software features, and I/O Virtualization solutions for NVIDIA Tegra SOCs. Emphasis on using formal methods for high integrity software development and performance analysis. | — | 0 |
| CAD Engineer NVIDIA is seeking a CAD Engineer to architect and develop end-to-end tool flows for auto-generating system fabrics, sub-systems, and SOC hierarchies in chip design. The role involves defining next-gen EDA workflows, bringing AI into the chip design cycle, analyzing productivity bottlenecks, and improving data analytics and visualizations. | — | 0 |
| Senior IP Design Verification Engineer - XBAR IP Senior IP Design Verification Engineer to verify memory subsystem units for GPUs and SOCs, impacting product lines from consumer graphics to AI. Responsibilities include defining verification scope, developing infrastructure, and ensuring correctness using advanced methodologies like SV/UVM. | — | 0 |
| Senior Board Design Engineer NVIDIA is seeking a Platform Design Engineer to join their Circuit Solutions Group. The role involves designing evaluation boards for Nvidia products like GPUs and CPUs, driving design execution, component selection, and collaborating with various engineering teams. Responsibilities include managing documentation, defining platform specifications, and hands-on lab testing and validation. The ideal candidate will have a BS/MSEE, 5+ years of board/system design experience, and proficiency in circuit simulation and fault diagnosis. | — | 0 |
| HPC Operations Engineer NVIDIA is seeking an HPC Operations Engineer to provide first-line support for HPC users, troubleshoot job failures, monitor system health, and contribute to process improvements. The role requires experience supporting Linux-based production environments and strong troubleshooting skills. | — | 0 |
| Senior Architect, SoC Modelling NVIDIA is seeking Senior Architects for their SoC Modelling group to work on modelling, analysis, and validation of chip architectures and features that advance performance and efficiency in graphics and parallel computing. The role involves leading C-model chip execution, driving infrastructure initiatives, developing tools for analysis and simulation, and creating test infrastructure for new architectures. | — | 0 |
| Senior Memory Mask Designer NVIDIA is seeking a Senior Memory Mask Design Engineer to implement IC layouts for high-speed digital memory circuits in advanced CMOS process nodes. The role involves delivering layouts for Full Custom Memory group, adopting best layout practices, and following company procedures. Requires 5+ years of experience in memory layout, knowledge of EDA tools, and understanding of layout basics and verification. | — | 0 |
| Senior Verification Engineer, Performance NVIDIA is seeking a Senior Verification Engineer to focus on CPU and memory architecture performance. The role involves developing test plans, simulation environments, validation, and automation for CPUs and CPU fabrics. Responsibilities include analyzing and validating CPU performance, guiding future product development, and performing silicon-based competitive analysis. The ideal candidate has 5+ years of experience in CPU/SOC Performance Verification and Analysis, strong computer system architecture knowledge, and experience with HDLs like Verilog/System Verilog. | — | 0 |
| Senior GPU Memory Subsystem Architect NVIDIA is seeking a Senior GPU Memory Subsystem Architect to contribute to GPU architecture and simulators, focusing on performance modeling and analysis of the memory subsystem. The role involves developing test plans, debugging on simulators, and working with cross-functional teams. | — | 0 |
| Senior Build and Release Methodology Engineer Senior Engineer for NVIDIA's Build and Release Methodology Group, focusing on architecting and developing scalable infrastructure for SOC development and IP release. The role involves defining and improving system-level methodologies, tools, and build flows to optimize efficiency and scalability in complex SOC development processes. | — | 0 |
| Senior Verification Engineer, PCIE Senior Verification Engineer for PCI Express controllers, focusing on ASIC design verification using UVM and SystemVerilog. The role involves building verification components, understanding design specifications, and collaborating with cross-functional teams. | — | 0 |
| Senior ASIC Design and STA Engineer NVIDIA is seeking a Senior ASIC Design and STA Engineer to join their Networking Silicon engineering team. The role involves full chip and/or chiplet level Static Timing Analysis (STA) convergence, floor plan and clock planning, optimizing signoff flows, and timing integration. The engineer will work closely with design and DFT teams to define and implement constraints. The role requires 5+ years of experience in physical design and STA, familiarity with EDA tools, and hands-on STA experience using Synopsis Primetime. | — | 0 |
| Circuit Silicon Correlation DFT Engineer NVIDIA is seeking a Circuit Silicon Correlation DFT Engineer to participate in processor design and debug, focusing on silicon characterization and correlation to pre-silicon models. Responsibilities include generating ATPG patterns, RTL/gate level verification, correlating diagnosis results to design failures, and analyzing RAM circuit failure mechanisms. The role requires a strong understanding of Design-for-test (DFT), ATPG, fault simulation, and circuit fundamentals, with experience in VLSI simulation tools and scripting languages. | — | 0 |
| Senior System Software Engineer, DRIVE OS - Linux and QNX Senior System Software Engineer to develop and productize NVIDIA's DRIVE OS software, adapting solutions to various car platforms with different sensors. Responsibilities include architecture, development, and enhancement of device drivers, solving complex system issues, leading architecture discussions, and performance tuning. | — | 0 |
| DFT Engineer NVIDIA is seeking a DFT Engineer to work on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on complex semiconductor chips. Responsibilities include design and implementation of test access mechanisms, memory BIST and scan compression, verification and silicon bringup of Scan ATPG and other DFT features, and developing and deploying DFT methodologies for next-generation products. | — | 0 |
| Senior ASIC Verification Engineer NVIDIA is seeking a software engineer to join its CPU Infrastructure team, focusing on developing methodologies and tools for CPU and SOC design verification. The role involves setting up scalable verification flows, improving continuous integration, optimizing build and simulation speeds, and developing tools for chip development and data visualization. | — | 0 |
| Senior DFT Engineer - Hardware NVIDIA is seeking a Senior DFT Engineer to work on testing groundbreaking innovations for high-speed IOs in semiconductor chips. The role involves pre-silicon simulation and debug, post-silicon testing of DFX features, and developing scalable test solutions. This position requires strong analytical and problem-solving skills, experience with DFT and verification flows, and coding skills in scripting languages. | — | 0 |
| Senior System Software Engineer Senior System Software Engineer at NVIDIA to develop and productize DRIVE OS software, focusing on bootloaders, virtualization, and ARM architecture for various car platforms. Responsibilities include architecture, development, hardware configuration, performance tuning, chip/board bringup, customer interface, and cross-functional coordination. | — | 0 |
| Senior Custom SOC IP Verification Engineer NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to design and verify next-generation custom SOCs for various product lines, including AI. The role involves leading ASIC design verification, collaborating with multiple teams, and ensuring comprehensive verification plans. Requires proficiency in verification tools, UVM, C++, Perl/Python, and AMBA protocols, with experience in subsystems like GPUs and DLAs. | — | 0 |
| Senior System Software Engineer NVIDIA is seeking a Senior System Software Engineer to develop and productize DRIVE OS software, adapting solutions to various car platforms with different sensors. The role involves architecture, development, and enhancement of device drivers, solving complex system issues on Linux/QNX/Android, leading architecture discussions, and performance tuning. Requires strong experience in operating systems, device drivers, virtualization, and ARM architecture. | — | 0 |
| Senior Verification Engineer, PCIE Senior Verification Engineer to verify the design and implementation of PCI Express controllers for GPUs and SOCs. Responsibilities include building verification environments, developing test plans, and collaborating with design teams. Requires expertise in Verilog, SystemVerilog, UVM, and verification methodologies. | — | 0 |
| Power Architecture Engineer NVIDIA is seeking a Power Architecture Engineer to work on end-to-end power aspects of their products, including ASIC power analysis, architecture, low power design, power-aware verification, and power correlation. The role involves architecting, developing, and verifying power estimation models and tools, designing system-level power features, and validating power features on silicon to improve performance per watt. Experience with VLSI circuits, digital design, low power techniques, and power estimation tools is required. | — | 0 |
| Senior ASIC Engineer, Switch SoC Seeking an ASIC Engineer with strong verification fundamentals to work in the Switch Silicon group, crafting and implementing next-generation Switch Silicon chips for high-throughput and low-latency communication devices. | — | 0 |
| Senior Verification Engineer, Memory Subsystem Senior Verification Engineer role focused on verifying the ASIC design, architecture, and micro-architecture of the GPU memory subsystem using advanced verification methodologies. Responsibilities include defining verification scope, developing infrastructure, and ensuring correctness through functional coverage and performance verification. | — | 0 |
| Senior System Software Engineer - Media and Broadcasting NVIDIA is seeking a Senior System Software Engineer for their GPU Software team, focusing on platforms and software for the Media & Entertainment and Broadcasting industry. The role requires domain expertise in media technologies, networking, computer hardware, storage, and cloud-native software, with a strong understanding of networking and container orchestration. Responsibilities include developing automation for Kubernetes clusters, monitoring and managing clusters, and configuring L3 switches. The ideal candidate will have 8-10 years of experience in development and networking, proficiency in Python/Go, Docker, and Kubernetes, and strong self-learning and teamwork skills. | — | 0 |
| Senior Physical Design Engineer NVIDIA is looking for a Senior Physical Design Engineer to work on industry-leading GPUs and SOCs, impacting product lines from consumer graphics to self-driving cars and AI. The role involves physical design activities like floor plans, PNR, STA, and DRCs, scripting (TCL/Python) for design automation, and building flows using EDA tools to improve PPA (Power, Performance, Area). | — | 0 |
| Senior ASIC Engineer, Switch SoC Seeking an expert SOC Design and Integration Engineer with strong design fundamentals to work in the Switch Silicon group, crafting and implementing next-generation innovative Switch Silicon chips. The role involves understanding project features, defining milestones, developing system-level methodologies, tools, and IPs, and integrating all components for project milestones. Requires extensive experience in all phases of SOC development, including architecture, RTL design, verification, timing closure, and physical design, with a strong understanding of scripting languages like Perl and Python. | — | 0 |
| Senior Verification Engineer - Hardware NVIDIA is seeking a Senior Verification Engineer for their automotive verification team. The role involves creating state-of-the-art UVM-based verification test benches and methodologies for complex IPs and sub-systems, working on system-level verification using C/C++, defining test plans, building reusable components, implementing functional coverage, and collaborating with cross-functional teams. Experience in CPU, Memory controller, Interconnect, High-Speed IO, Ethernet, AXI/APB protocols, and system functions like Safety/Security/Virtualization is desired. | — | 0 |
| Senior Verification Engineer - Hardware NVIDIA is seeking a Senior Verification Engineer for their automotive verification team. The role involves creating state-of-the-art UVM-based verification test benches and methodologies for complex IPs and sub-systems, working on system-level verification using C/C++, defining test plans, building reusable components, implementing functional coverage, and collaborating with cross-functional teams. Experience in CPU, Memory controller, Interconnect, High-Speed IO, Ethernet, AXI/APB protocols, and system functions like Safety/Security/Virtualization is desired. | — | 0 |
| Senior Verification Engineer - HWPM NVIDIA is seeking a Senior Verification Engineer for their HWPM team to drive system-level IP verification for NVIDIA's SoCs. The role involves defining and developing performance measurement methodologies, creating test plans, implementing tests, and building reusable testbenches using System Verilog and UVM. Requires experience in hardware verification, scripting languages like Python, and familiarity with design and verification tools. | — | 0 |
| Senior Site Reliability Engineer, HPC and LSF NVIDIA is seeking a Senior Site Reliability Engineer to manage and operate large-scale compute clusters that power silicon development. The role involves automating deployments, managing workload schedulers, troubleshooting complex issues, and optimizing system performance and reliability. The engineer will collaborate with domain experts to improve infrastructure utilization and contribute to faster time-to-market for new chips. | — | 0 |
| System Software Engineer - OpenBMC System Software Engineer role focused on designing and implementing OpenBMC Core Infrastructure and Features for GPU Server platforms. Responsibilities include BMC firmware bring-up, performance analysis, developing manageability features, contributing to the OpenSource community, and ensuring code quality and security. Requires expertise in BMC firmware development, board bring-up, system management standards, and strong programming skills in C/C++, Bash, Python, Go. | — | 0 |
| Senior Verification Engineer, Memory Subsystem Senior Verification Engineer role focused on verifying the ASIC design, architecture, and micro-architecture of the GPU memory subsystem using advanced verification methodologies. Responsibilities include defining verification scope, developing infrastructure, and ensuring correctness through functional coverage and performance verification. | — | 0 |
| Senior SRAM Circuit Design Engineer NVIDIA is seeking a Senior SRAM Circuit Design Engineer to develop sophisticated SRAM compilers and explore future process nodes. Responsibilities include transistor-level circuit design, supervising layout, verification, debug, and automating the assembly and validation of SRAM macros. The role also involves collaborating with SOC design, silicon test, and productization teams. | — | 0 |
| Senior IP DV Engineer - NOC IP Senior Verification Engineer to verify the design and implementation of memory subsystem units for GPUs and SOCs, impacting product lines from consumer graphics to self-driving cars and AI. Responsibilities include defining verification scope, developing infrastructure, and ensuring correctness using advanced methodologies like SV/UVM. | — | 0 |
| Senior Verification Engineer, PCIE Senior Verification Engineer for PCI Express controllers in GPUs and SOCs, focusing on ASIC design verification using UVM and SystemVerilog. | — | 0 |
| Senior Verification Engineer, PCIE Senior Verification Engineer to verify the design and implementation of PCI Express controllers for GPUs and SOCs, using UVM and Verilog/SystemVerilog. | — | 0 |
| Senior SRAM Circuit Design Engineer Senior SRAM Circuit Design Engineer at NVIDIA, focusing on transistor-level circuit design, SRAM compiler development, and advanced process node exploration for high-performance chips. Requires 5+ years of SRAM design experience and Python scripting. | — | 0 |
| Senior SRAM Circuit Design Engineer NVIDIA is seeking a Senior SRAM Circuit Design Engineer to develop sophisticated SRAM compilers and design SRAM macros for their chips. The role involves transistor-level circuit design, layout supervision, verification, and automation of SRAM assembly and validation. The engineer will also explore future process nodes and collaborate with SOC design, silicon test, and productization teams. | — | 0 |
| Senior SRAM Circuit Design Engineer Senior SRAM Circuit Design Engineer at NVIDIA, focusing on transistor-level circuit design, SRAM compiler development, and advanced process node exploration for high-performance chips. Requires 5+ years of SRAM design experience and Python scripting. | — | 0 |
| Silicon Power Engineer | — | — |
| Senior Memory Mask Design Engineer | — | — |
| Senior Verification Engineer | — | — |