NVIDIA currently has 496 active AI-related job listings. The majority of these roles, 52%, are focused on serving infrastructure, with agents representing another significant segment at 23%. Engineering is the dominant function, with 441 positions. The United States leads hiring geographies with 287 roles, followed by China with 64. Frequent tech tags include model_serving, inference_infra, and agent_orchestration, suggesting a focus on deployment and management of AI models. Over the last 30 days, NVIDIA posted 214 new AI roles, a 27% decrease compared to the previous 30-day period.
NVIDIA currently has 487 active AI-related roles in our index. The most common open titles are: Deep Learning Performance Architect (4), Senior Deep Learning Performance Architect (4), AI Research Scientist (3), Developer Technology Engineer - AI (3), Manager, Deep Learning Algorithms (3). Most positions are in Engineering and Research.
NVIDIA's active AI hiring is concentrated in: serving infrastructure (54%), agents (21%), application (8%). These categories follow a seven-stage AI lifecycle: data, pre-training, post-training, serving infrastructure, agents, evaluation, and application.
NVIDIA is hiring AI talent in: United States (286 roles), China (59 roles), Israel (50 roles), Germany (21 roles).
Job postings at NVIDIA most frequently reference: model serving, inference infra, agent orchestration, llm observability, multimodal.
In the past 30 days, NVIDIA has posted 110 new AI-related roles. That is a -50% change versus the prior 30 days (218 → 110).
Currently tracking 440 active AI roles, down 50% versus the prior 4 weeks. Primary focus: Serve · Engineering. Salary range $100k–$575k (avg $262k).
| Title | Stage | AI score |
|---|---|---|
| Systems Validation Engineer NVIDIA is seeking a Systems Validation Engineer to validate and characterize power management controllers of datacenter modules. The role involves developing and executing test plans, performing electrical and functional validation, debugging hardware/firmware/interoperability issues, and collaborating with cross-functional teams. Requires strong hardware/software debug experience, lab skills, and understanding of digital design and computer architecture. | — | 0 |
| Senior FPGA Prototyping Engineer - Hardware This role focuses on building and optimizing FPGA prototypes for next-generation GPUs and SOCs, involving RTL design, synthesis, place and route, timing closure, and bring-up on FPGA platforms. It requires strong digital design, FPGA prototyping, and debugging skills, with an emphasis on hardware engineering rather than AI model development. | — | 0 |
| Senior High-Speed IO Validation Engineer Senior High-Speed IO Validation Engineer at NVIDIA, responsible for end-to-end validation of HSIO (PCIe/NVLink) for products, including test planning, automation, bug resolution, and release to production. Requires strong understanding of HSIO protocols, lab equipment, and scripting languages like Python. Focus on ensuring specification compliance and optimal performance for GPU accelerated computing platforms. |
| — |
| 0 |
| Senior ASIC Verification Engineer - GPU Senior ASIC Verification Engineer to verify the design and implementation of GPUs and SoCs, focusing on high-performance processor elements. Responsibilities include developing verification infrastructure, collaborating with design teams, and ensuring design correctness using advanced methodologies like UVM. | — | 0 |
| Senior Hardware Validation Engineer Senior Hardware Validation Engineer role at NVIDIA, focusing on developing and implementing automated test plans for GPU accelerated computing products. Responsibilities include end-to-end product validation, collaboration with external teams, and solving complex hardware/software issues. Requires experience in hardware validation, debugging complex systems, and coding in languages like C++, JS, and Python. | — | 0 |
| Senior Software Architect, GPU Networking Senior Software Architect role focused on defining SDN architectural solutions for modern data centers, with a specific emphasis on distributed AI and deep learning systems. The role involves working with hardware and software teams, customers, and peers to develop innovative AI network technologies. | — | 0 |
| Senior Math Libraries Engineer - Dense Linear Algebra NVIDIA is seeking software engineers to design, develop, and optimize dense linear algebra kernels for high-performance GPU libraries like cuSOLVER. This role involves working on algorithms such as triangular factorizations, eigenvalue, and singular value decompositions, contributing to advancements in accelerated computing for AI, data analytics, and scientific simulations. | — | 0 |
| Senior Mixed Design Validation Systems - Electrical/Optical Engineer NVIDIA is seeking a Senior Mixed Design Validation Systems - Electrical/Optical Engineer to lead bring-up activities and characterization of high-speed mixed signal circuits and electro-optical transceivers. The role involves developing validation test suites, debugging complex issues, and optimizing system performance. Experience with Python, Git, Matlab, JMP, and silicon bring-up is required. | — | 0 |
| Manager, Digital Design - Mixed-Signal High-Speed I/O SerDes Manager for a Digital Design team focused on Mixed-Signal High-Speed I/O SerDes, contributing to NVIDIA's technology for AI, gaming, and autonomous driving. The role involves leading design, verification, and tape-outs of mixed-signal chips and IPs for SoCs. | — | 0 |
| Senior Software Engineer - Networking Senior Software Engineer role at NVIDIA focusing on developing and enhancing routing and control plane software for NVIDIA Cumulus Linux. Responsibilities include working with protocols like BGP, EVPN, OSPF, and contributing to open-source routing suites. Requires strong C programming skills and 5+ years of experience in networking software. | — | 0 |
| Senior Mixed Signal Design Engineer NVIDIA is seeking a Senior Mixed Signal Design Engineer to lead the design of CMOS high-speed interface circuits and mixed-signal circuits. The role involves hands-on experience in silicon validation, debugging, characterization, and bring-up, as well as leading design and implementation of high-speed transceivers and high frequency PLLs. The engineer will also supervise IC circuit/mask designers and support lab characterization. | — | 0 |
| Software Engineering Manager - Image and Data Compression Libraries Software Engineering Manager to lead a team developing accelerated image and data processing solutions, focusing on C++ and Python development, project roadmap, and fostering innovation. Requires a Bachelor's/Master's degree and 5+ years of experience, including 3+ in management. | — | 0 |
| Senior Mixed Signal Design Engineer NVIDIA is seeking a Senior Mixed Signal Design Engineer to develop and implement high-speed interfaces and analog circuits for next-generation NVLINK. The role involves defining circuit requirements, schematic design, layout, verification, and post-silicon bring-up, working with deep-submicron CMOS technologies and industry-standard EDA tools. | — | 0 |
| Senior Mask Design Engineer - Hardware Senior Mask Layout Design Engineer responsible for physical layout of mixed-signal functions in state-of-the-art CMOS technologies using Cadence tools. Requires BSEE or equivalent, 7+ years of experience, deep understanding of analog circuit layout, proficiency with Cadence virtuoso and verification tools, and scripting skills. | — | 0 |
| Senior Mixed Signal Design Engineer Senior Mixed Signal Design Engineer at NVIDIA focused on developing and implementing high-speed interfaces and analog circuits for next-generation NVLINK technology, impacting product lines from consumer graphics to self-driving cars and AI. Requires a Master's degree or equivalent experience with at least 5 years of analog design experience in deep sub-micron CMOS, including FINFET processes, and proficiency with industry-standard EDA tools for design and verification. | — | 0 |
| Senior Verification Engineer, PCIE Senior Verification Engineer to verify the design and implementation of PCI Express controllers for GPUs and SOCs. Responsibilities include building verification environments, developing test plans, and collaborating with design teams. Requires expertise in Verilog, SystemVerilog, UVM, and verification methodologies. | — | 0 |
| Physical Design CAD Engineer NVIDIA is seeking a Physical Design CAD Engineer to join their Networking Silicon engineering team. The role involves developing methodologies for physical design, synthesis, STA, and logic equivalence for networking chips and SOCs. Responsibilities include working with block owners, ensuring quality and timely convergence, and developing flows for chip floorplan, power distribution, P&R, timing analysis, power/noise analysis, and back-end verification. | — | 0 |
| Senior Mixed Signal Circuit Design Engineer NVIDIA is seeking a Senior Mixed Signal Design Engineer to join their Mixed Signal design team building next generation NVLINK. This role involves the design, simulation, verification, and characterization of high-speed interface circuits and analog circuits, with a focus on transceivers and PLLs for data rates of 100Gbps and higher. The engineer will lead mask designers, mentor junior engineers, and take designs from concept through silicon characterization and productization. Experience with deep submicron CMOS processes, Cadence tools, and silicon bring-up is required. | — | 0 |
| Senior Software Architect, GPU Networking Senior Software Architect role focused on defining Software Defined Networking (SDN) architectural solutions for AI networks, involving innovative software and hardware. The role involves setting use-cases and metrics for monitoring complex high-speed networks control-plane and collaborating with various NVIDIA teams including GPU and Switch HW/SW, Product, and fellow architects. | — | 0 |
| Senior Hardware Engineer – Network Adapters NVIDIA is seeking a Senior Hardware Engineer to support groundbreaking network technologies, focusing on integrating Network Interface Cards (NICs) with cloud providers and assisting with the deployment of new supercomputer technologies. The role involves collaborating with R&D teams, resolving customer issues, and providing feedback on product requirements. | — | 0 |
| Manager, Network Simulation and Infrastructure Manager for a team developing a high-fidelity network simulation platform and its on-premise infrastructure. The role involves team leadership, product ownership of the simulation service, optimizing simulation engines, managing compute clusters, and driving DevOps/automation. Collaboration with the AI Agents team is mentioned for API exposure. | — | 0 |
| High Speed Optical Transceiver Design Engineer NVIDIA is seeking an Electrical Engineer to design high-speed optical transceivers, focusing on electrical schematics, board design, component selection, and leading multi-disciplinary product development from lab to mass production. The role involves hands-on lab work and collaboration with various teams and external partners. | — | 0 |
| Senior Chip Design RTL Design Engineer NVIDIA is seeking a Senior Chip Design RTL Design Engineer to join their Switch Silicon group. The role involves designing and implementing state-of-the-art Switch Silicon chips, focusing on high throughput and low latency. Responsibilities include planning and designing RTL units, building reference models, and working closely with cross-functional teams. | — | 0 |
| Senior Chip Design Verification Engineer NVIDIA is seeking a Senior Chip Design Verification Engineer for their Switch Silicon group. The role involves designing and implementing next-generation Switch Silicon chips, focusing on high-speed communication devices with high throughput and low latency. Responsibilities include working in a combined design and verification team, building reference models, and verifying chip blocks according to specifications, collaborating with Architecture, Micro-Architecture, and FW teams. | — | 0 |
| Power Architecture Engineer NVIDIA is seeking a Power Architecture Engineer to work on end-to-end power aspects of their products, including ASIC power analysis, architecture, low power design, power-aware verification, and power correlation. The role involves architecting, developing, and verifying power estimation models and tools, designing system-level power features, and validating power features on silicon to improve performance per watt. Experience with VLSI circuits, digital design, low power techniques, and power estimation tools is required. | — | 0 |
| Senior ASIC Engineer, Switch SoC Seeking an ASIC Engineer with strong verification fundamentals to work in the Switch Silicon group, crafting and implementing next-generation Switch Silicon chips for high-throughput and low-latency communication devices. | — | 0 |
| Senior High Speed Optical Transceiver Design Engineer NVIDIA is seeking a Senior High Speed Optical Transceiver Design Engineer to design and deliver new classes of products for high-speed optical communication. This role involves detailed electrical design, leading multi-disciplinary product development, hands-on lab work, and collaboration with operational groups to scale products from lab to mass production. The ideal candidate will have extensive experience in electrical engineering, strong problem-solving skills, and a desire to work on multi-disciplinary projects. | — | 0 |
| Senior Verification Engineer, Memory Subsystem Senior Verification Engineer role focused on verifying the ASIC design, architecture, and micro-architecture of the GPU memory subsystem using advanced verification methodologies. Responsibilities include defining verification scope, developing infrastructure, and ensuring correctness through functional coverage and performance verification. | — | 0 |
| Senior Test Engineer NVIDIA is seeking a Senior Test Engineer to design and develop automated tests for networking switches and DPU adapters. The role involves working closely with HW, ASIC, and SW engineering teams to ensure product quality throughout the development and mass production lifecycle. Responsibilities include defining and developing tests, collaborating with manufacturing teams on yield and cost reduction, leading test solution innovations, and debugging production issues. | — | 0 |
| Senior System Software Engineer - Media and Broadcasting NVIDIA is seeking a Senior System Software Engineer for their GPU Software team, focusing on platforms and software for the Media & Entertainment and Broadcasting industry. The role requires domain expertise in media technologies, networking, computer hardware, storage, and cloud-native software, with a strong understanding of networking and container orchestration. Responsibilities include developing automation for Kubernetes clusters, monitoring and managing clusters, and configuring L3 switches. The ideal candidate will have 8-10 years of experience in development and networking, proficiency in Python/Go, Docker, and Kubernetes, and strong self-learning and teamwork skills. | — | 0 |
| Senior SoC Architect NVIDIA is seeking a Senior SoC Architect for its NIC and DPU division. The role involves defining the architecture of next-generation products, working cross-functionally with software, ASIC design, verification, and platform teams. Responsibilities include learning and understanding the switch architecture, defining debug features, supporting performance validation, and addressing complex full-chip correctness and performance issues. Requires 5+ years of experience in ASIC design/uarch/arch/performance and strong analytical and debug skills. | — | 0 |
| Senior Physical Design Engineer NVIDIA is looking for a Senior Physical Design Engineer to work on industry-leading GPUs and SOCs, impacting product lines from consumer graphics to self-driving cars and AI. The role involves physical design activities like floor plans, PNR, STA, and DRCs, scripting (TCL/Python) for design automation, and building flows using EDA tools to improve PPA (Power, Performance, Area). | — | 0 |
| SoC Power Architect NVIDIA is seeking a SoC Power Architect to develop architectures, algorithms, models, and methodologies to improve the power consumption of DPU and NIC products. The role involves research into innovative power techniques and power modeling, and participation in HW design reviews. Requires a Bachelor's or Master's degree in science, at least 3 years of experience in computer architecture (performance analysis, power management, power optimization, characterization, modeling), strong EE fundamentals, and high-level programming/scripting skills are a plus. | — | 0 |
| STA Backend Engineer Backend engineer focused on Static Timing Analysis (STA) for high-speed communication chips, involving analysis, constraint resolution, and flow development. | — | 0 |
| Senior Physical Design Power Integrity Engineer NVIDIA is seeking an experienced Senior Physical Design Power Integrity Engineer in Israel to work on implementing and developing tools and flows for IR-drop and Electromigration, ensuring robust power integrity and reliability, and performing power integrity analysis. The role requires 5+ years of experience with industry-standard PI tools and the ability to collaborate across teams. | — | 0 |
| Senior Test Engineer Senior Test Engineer role focused on designing, developing, and implementing automated tests for NVIDIA's networking switches and adapters. The role involves close collaboration with HW, ASIC, and SW engineering teams to ensure product quality, stability, and high availability. Responsibilities include test design, infrastructure development, bug fixing, and supporting production lines. | — | 0 |
| Senior Physical Design Backend Engineer NVIDIA is seeking a Senior Physical Design Backend Engineer to join their Networking Silicon Engineering team. The role involves the physical design of high-speed communication devices, focusing on power, area, and performance. Responsibilities include RTL2GDS flows, synthesis, place and route, timing closure, power analysis, and physical verification. The ideal candidate will have 5+ years of experience in physical design, a strong understanding of RTL2GDS flows, and familiarity with EDA tools. | — | 0 |
| Senior FC Verification Engineer Senior verification engineer to join the FullChip Switch Silicon team, responsible for integrating and verifying Nvidia's Switch products at the system level. The role involves close collaboration with architecture, firmware, and other switch units, driving full-chip verification execution and project staging. | — | 0 |
| Board Design Engineer, NVLINK NVIDIA is seeking an experienced Board Designer for their NVLINK team, focusing on GPU networking infrastructure for next-generation servers. The role involves supporting switch system design projects from concept to production, hands-on lab work for evaluation and improvement, and collaboration with cross-functional hardware teams. Requires a B.Sc. in Electrical Engineering or equivalent, 1+ years of board design experience, strong lab skills, and excellent communication abilities. | — | 0 |
| Senior Lab Engineer Seeking an experienced Senior Lab Engineer to plan, build, and operate state-of-the-art laboratory environments for cutting-edge hardware and software development. Responsibilities include lab infrastructure design, safety protocol enforcement, equipment management, inventory control, and supporting engineering teams. Requires 5+ years of hands-on experience in engineering labs, including electrical systems, build-out projects, operations, and safety regulations. | — | 0 |
| Senior Software Engineer - SONiC Design Group Senior Software Engineer to join NVIDIA's Ethernet Switch SONiC Network OS team. The role involves designing and implementing features for SONiC on NVIDIA Switch products, contributing to the open-source community, and working in a continuous deployment environment. The position requires strong C++ and Python skills on Linux, with experience in networking protocols and open-source development being advantageous. | — | 0 |
| Senior Physical Design Backend Engineer Senior Physical Design Backend Engineer at NVIDIA, focusing on high-speed communication chips. Responsibilities include chiplet STA, timing constraint generation, and resolving complex timing/congestion issues. Requires 5+ years of STA experience and familiarity with Prime Time. | — | 0 |
| Senior PCB Design For Manufacturing Engineer Senior PCB Design for Manufacturing Engineer at NVIDIA, focusing on analyzing and optimizing PCB designs for manufacturability and assembly. Requires deep understanding of PCB processes and experience with CAD tools. | — | 0 |
| Senior ASIC Engineer, Switch SoC Seeking an expert SOC Design and Integration Engineer with strong design fundamentals to work in the Switch Silicon group, crafting and implementing next-generation innovative Switch Silicon chips. The role involves understanding project features, defining milestones, developing system-level methodologies, tools, and IPs, and integrating all components for project milestones. Requires extensive experience in all phases of SOC development, including architecture, RTL design, verification, timing closure, and physical design, with a strong understanding of scripting languages like Perl and Python. | — | 0 |
| Senior QA Software Engineer, Networking Senior QA Software Engineer with networking experience to test and qualify NVIDIA Ethernet Switches solutions. Responsibilities include reviewing architecture, designing and executing tests, reporting bugs, and writing automation scripts in Python. Requires 5+ years of QA/Networking experience, knowledge of routing protocols, and Python/Linux Bash scripting skills. | — | 0 |
| Software Verification Engineer Software Verification Engineer with a compute infrastructure background to work on NVIDIA Storage solutions. Responsibilities include building automated verification environments, improving product quality, and driving improvements for performance, quality, and stability. | — | 0 |
| Senior Networking Electrical Validation Engineer NVIDIA Networking HW Qual team is looking for a System Electrical Characterization and Validation engineer to take part in Networking system validation and characterization efforts of different platforms and products. This role involves working on groundbreaking technology and requires defining and leading validation activities, with a focus on analog approach, lab work, data analysis, and post-Si problem solving. | — | 0 |
| Senior Mixed-Signal Analog CAD Engineer NVIDIA is seeking a Senior Mixed-Signal Analog CAD Engineer to support and develop solutions for mixed-signal circuit and mask designers. The role involves defining, developing, and maintaining in-house and industrial utilities for schematic, layout, package, and physical verification using tools like Cadence Virtuoso, Mentor Calibre, and Synopsys ICV. Responsibilities include writing and debugging ICV/Calibre runsets, SKILL coding and Pcells development, and scripting for ad-hoc solutions. The ideal candidate will have at least 5 years of experience with Cadence tools, SKILL language, and debugging DRC/LVS with verification tools. | — | 0 |
| Senior Verification Engineer - Hardware NVIDIA is seeking a Senior Verification Engineer for their automotive verification team. The role involves creating state-of-the-art UVM-based verification test benches and methodologies for complex IPs and sub-systems, working on system-level verification using C/C++, defining test plans, building reusable components, implementing functional coverage, and collaborating with cross-functional teams. Experience in CPU, Memory controller, Interconnect, High-Speed IO, Ethernet, AXI/APB protocols, and system functions like Safety/Security/Virtualization is desired. | — | 0 |
| Senior Verification Engineer - Hardware NVIDIA is seeking a Senior Verification Engineer for their automotive verification team. The role involves creating state-of-the-art UVM-based verification test benches and methodologies for complex IPs and sub-systems, working on system-level verification using C/C++, defining test plans, building reusable components, implementing functional coverage, and collaborating with cross-functional teams. Experience in CPU, Memory controller, Interconnect, High-Speed IO, Ethernet, AXI/APB protocols, and system functions like Safety/Security/Virtualization is desired. | — | 0 |