AMD currently has 35 active AI-related job listings. The majority of these roles, 66%, are focused on serving infrastructure. Engineering is the dominant function, with 32 positions. Frequent technical tags include model_serving, inference_infra, and evals, suggesting a focus on the deployment and evaluation of AI models. In the last 30 days, AMD posted 37 new AI roles.
AMD currently has 59 active AI-related roles in our index. The most common open titles are: DC-GPU Performance Modeling Engineer (3), Sr. Software Development Engineer (3), Data Center Engineer (2), MTS Software Development Engineer (2), Software Development Engineer (2). Most positions are in Engineering and Research.
AMD's active AI hiring is concentrated in: serving infrastructure (78%), data (10%), agents (5%). These categories follow a seven-stage AI lifecycle: data, pre-training, post-training, serving infrastructure, agents, evaluation, and application.
AMD is hiring AI talent in: United States (30 roles), India (13 roles), Poland (5 roles), China (5 roles).
Job postings at AMD most frequently mention: GPU Computing, Computer Architecture, Python, C++, PyTorch.
In the past 30 days, AMD has posted 70 new AI-related roles.
| Title | Stage | AI score |
|---|---|---|
| Hardware Development Eng. This role is for a Power Engineer focused on server systems, not directly involved in AI/ML model development or deployment. | — | 0 |
| Regional Sales Enablement Lead This role is for a Regional Sales Enablement Lead at AMD, focusing on improving sales productivity and performance within the APIJ sales teams. Responsibilities include implementing sales initiatives, facilitating training on sales tools and processes, analyzing sales performance data, and coordinating training sessions. The role requires commercial sales experience, program management skills, and a coaching mindset. While AI is mentioned as a tool for increased productivity, the core function of the role is sales enablement, not AI development. | — | 0 |
| Interconnect Micro-architect/RTL Design Engineer AMD is seeking an Interconnect Micro-architect/RTL Design Engineer to help build the next generation coherent interconnect for CPUs, GPUs, and special purpose accelerators. The role involves architectural exploration, microarchitectural definition, RTL design, optimization for power/performance/area/timing, and participation in post-silicon debug. |
| — |
| 0 |
| Lead System/Test Validation Engineer Lead System/Test Validation Engineer at AMD responsible for System and Silicon debug of AMD EPYC Server & AMD Instinct products, focusing on post-silicon validation and driving improvements to debug methodology. | — | 0 |
| Sr. FAE - Embedded Solutions (Bay Area) This role is for a Field Applications Engineer (FAE) focused on AMD's x86 and FPGA technologies, providing pre- and post-sales technical guidance, design evaluations, issue resolution, and reference design development. The FAE will also provide feedback to product development teams and create training materials. While AI is mentioned as a company focus, the core responsibilities are centered around hardware and system-level engineering for embedded solutions, not AI/ML model building. | — | 0 |
| Power Design Engineer - Board -Level AMD is seeking a Power Design Engineer responsible for the innovation and design of board-level DC-DC power conversion and input protection for next-generation products, ensuring industry-leading reliability, performance, and efficiency. The role involves making trade-offs between performance, cost, reliability, and component availability, providing technical guidance, troubleshooting complex power issues, and collaborating with cross-functional teams and vendors. | — | 0 |
| Integrated Circuit Packaging Architect This role is for an Integrated Circuit Packaging Architect at AMD. The primary focus is on driving packaging architecture, roadmap definition, and technology development for various AMD products including AI and data centers. Responsibilities include collaborating with design teams, defining DFM/DFY guidelines, leading cross-functional teams, and communicating technical progress. While the company mentions AI and data centers, the core function of this role is in semiconductor packaging architecture and technology development, not direct AI/ML model development or deployment. | — | 0 |
| Integrated Circuit Packaging Architect This role focuses on integrated circuit packaging architecture, driving roadmap definition, technology development from concept to qualification, and leading cross-functional teams in the semiconductor field. It involves collaboration with product design teams and ecosystem partners to define packaging strategies, DFM/DFY guidelines, and yield improvement initiatives. | — | 0 |
| Manager - Post Silicon HSIO Validation Manager of Systems Design Engineering at AMD, focusing on post-silicon validation of high-speed IO (CXL, PCIe) for datacenter CPUs. The role involves technical leadership, team management, test plan design, feature enablement, problem-solving, and driving validation planning and execution. Experience in automation, pre/post-silicon verification, and power/performance analysis is preferred. | — | 0 |
| Program Manager This Program Manager role at AMD focuses on operational initiatives for new product introductions, contract manufacturer onboarding, recovery center strategy, and rework program execution. The role involves managing program timelines, coordinating cross-functional readiness, financial tracking, forecasting, and reconciliation. While the company mentions AI and its role in computing, this specific position is centered on program management within manufacturing and operations, not direct AI/ML model development or research. | — | 0 |
| Server validator & AI debug analyst This role focuses on validating server hardware and debugging issues related to AI and data center products, including EPYC and AMD Instinct. The responsibilities include driving technical innovation in validation, developing tools and scripts, debugging issues across various product phases, designing APIs, assisting test execution, and engaging with software/hardware modeling frameworks. Programming skills in Java or Python are required, along with experience in debug techniques and board/platform-level debug. | — | 0 |
| Systems Test / Validation Engineering Manager Engineering Manager for Systems Test/Validation of datacenter GPU platforms, focusing on AI/ML and HPC solutions. Responsibilities include defining test strategies, leading automation development, partnering with design and manufacturing teams, and driving issue resolution for high-volume production. Requires leadership in a fast-paced, cross-functional environment with strong technical depth in GPU hardware and datacenter technologies. | — | 0 |
| Staff Compensation & Benefits Analyst This role supports AMD's Total Rewards strategy in the EMEA region, focusing on compensation and benefits programs. It involves market benchmarking, analyzing survey data, reviewing compensation actions, supporting annual compensation processes, and assisting with the design and delivery of benefits programs. The role also ensures compliance with local statutory requirements and supports governance processes. It requires strong analytical skills, experience with HR systems, and collaboration with various stakeholders. | — | 0 |
| Manager of Board & System Validation Engineering This role manages a board and system validation engineering team focused on pre- and post-silicon hardware, software, and diagnostics for motherboard health and silicon validation. The team's work relates to Data Centers and AI interfaces, and the manager will drive technical issues, validation planning, and automation strategies. Experience with Datacenter and AI technologies is ideal. | — | 0 |
| Sr. Rack Integration & Hardware Engineer This role focuses on the physical integration of AI and data center hardware at the rack level, including mechanical integration, cable management, thermal considerations, and deployment readiness. It supports NPI, prototype builds, and validation, requiring collaboration with various engineering and manufacturing teams. | — | 0 |
| Cluster Applications & Experience Program Manager Program Manager for AMD's Data Center Clusters, responsible for technical program management and web/application engineering. This role will lead engineering initiatives from concept to execution and build/operate web platforms and applications for Cluster tooling. The candidate will partner across engineering and business teams, defining and driving program plans, managing risks, and integrating systems with web applications and APIs. A key responsibility includes using AI to optimize websites, applications, and workflows, and to develop new features. | — | 0 |
| High Speed Analog Design Engineer This role is for a Senior Silicon Design Engineer at AMD, focusing on high-precision custom circuit blocks within microprocessor designs, specifically in the DDR PHY domain. The engineer will be responsible for the complete ownership of circuit blocks, including design, layout quality, electrical and timing analysis, and reliability checks, while interfacing with cross-functional teams. The role requires strong circuit design knowledge, experience in high-speed DDR/SerDes architectures, and understanding of design analysis phases and variation impact. | — | 0 |
| Staff Validation Technologist for EPYC and AMD Instinct Staff Validation Technologist for EPYC and AMD Instinct at AMD, focusing on the technical ownership of end-to-end validation strategy, architecture, and execution at scale for AMD Servers. The role involves designing and evolving validation coverage strategy to maximize bug discovery, minimize customer escapes, and align validation with real-world customer usage, as well as driving technical innovation in validation processes and tools. | — | 0 |
| FIRMWARE SECURITY ENGINEER This role focuses on firmware security engineering for AMD server products, involving architecting, designing, and integrating security solutions, evaluating and addressing vulnerabilities, and drafting CVE/CVSS scores. It requires experience in embedded firmware, pre-boot environments, and vulnerability detection/mitigation. | — | 0 |
| Sr. Test Engineer This role is for a Sr. Test Engineer at AMD, focusing on the electrical validation of AMD's AI server products. The responsibilities include test plan creation, high-speed and low-speed signal measurement, and issue investigation. While the product is an AI server, the role itself is focused on hardware testing and validation, not AI/ML model development or deployment. | — | 0 |
| Senior Post Silicon Validation Engineer (Debug) This role is for a Senior Post Silicon Validation Engineer at AMD, focusing on the validation of next-generation server GPUs/accelerators. The responsibilities include test plan development, lab execution, debug, issue resolution, and driving cross-functional collaboration. The role requires hands-on lab debug experience with standard instrumentation and a strong understanding of GPU/accelerator architecture and high-speed interconnects. The position is located in Penang, Malaysia. | — | 0 |
| BMC Firmware Engineer (Server) This role is for a BMC Firmware Engineer responsible for designing, developing, and maintaining firmware for AMD server platforms. The engineer will work on firmware that spans pre-silicon and post-silicon for AMD SoCs, collaborating with cross-functional teams and customers. Responsibilities include firmware design, development, debugging, verification, and validation, as well as customer support and requirement analysis. Familiarity with server management standards, OpenBMC, ARM-based SoC architectures, and C/C++ programming is preferred. | — | 0 |
| Sr. Analog Designer This role is for a Sr. Analog Designer focused on Signal & Power Integrity for AMD's AI server products. The responsibilities include PCB stack up design, SI/PI simulation and analysis, creating layout guidelines, and reviewing electrical validation reports. The role requires experience with server debug progress for electrical violations and collaboration with cross-functional teams. | — | 0 |
| Sr. Analog Designer This role is for a Sr. Analog Designer focused on Signal & Power Integrity for AMD's AI server products. The responsibilities include PCB stack up design, SI/PI simulation and analysis, creating layout guidelines, and reviewing electrical validation reports. The role requires experience with server debug progress for electrical violations and collaboration with cross-functional teams. | — | 0 |
| Software Development Engineer EDA Software Development Engineer role at AMD focusing on FPGA design and timing closure, with a mention of AI agents, Agentic AI skills, and LLM as an added advantage. | — | 0 |
| Software Development Engineer 2 Software Development Engineer 2 at AMD in Bangalore, India, focused on designing and implementing automation solutions and infrastructure for AMD AI products, particularly DCGPU clusters. Requires proficiency in Python and Golang, experience with enterprise-level software architecture, and system-level debugging. Preferred experience includes CI/CD, Azure, and Kubernetes. | — | 0 |
| IP Verification Engineer AMD is seeking an IP Verification Engineer to join their team in Karnataka, India. The role involves developing and maintaining tests for functional and performance verification at the core level, building testbench components, creating hardware emulation builds, and providing technical support. The ideal candidate will have a passion for processor architecture, digital design, and verification, with experience in C/C++, SystemVerilog, and UVM. | — | 0 |
| Sr. Manager, Partner Portfolio and Partner Marketing - Asia OEMs This role drives AMD’s partner portfolio and GTM strategy across Asia OEMs, working closely with key OEMs and regional partners to accelerate adoption of EPYC-based platforms and solutions. The position combines market strategy, partner engagement, and go-to-market execution, with direct impact on revenue growth, market share expansion, and long-term ecosystem competitiveness. | — | 0 |
| Systems Design Engineer This role is for a Systems Design Engineer at AMD, focusing on customer server system development program technical support from concept to end of life. It involves concept design, schematic and layout review, signal integrity and power integrity, electrical validation, system integration, and manufacturing support. The engineer will work with partners to enable successful deployment of AMD server platforms, provide technical collateral, perform design reviews, support bring-up and validation, and engage directly on technical topics with customers and internal teams. | — | 0 |
| Design Verification Engineer AMD is seeking a Design Verification Engineer to join their team, focusing on delivering high-quality, industry-leading technologies. The role involves analyzing complex verification and digital design problems, driving test planning and execution, collaborating with RTL, PHY, and firmware teams, and owning coverage closure. The engineer will also develop and enhance verification infrastructure and automation. Experience with memory subsystems, high-speed interfaces, System Verilog, UVM, C/C++, and scripting is preferred. | — | 0 |
| Silicon Design Verification Engineer This role is for a Silicon Design Verification Engineer at AMD. The engineer will be responsible for planning and executing verification of complex digital design blocks, creating testbenches, debugging tests, and performing coverage analysis. Experience with System Verilog, UVM, and simulation tools is preferred, along with an understanding of ASIC development phases and various verification techniques. | — | 0 |
| Senior Engineer-Customer Tools AMD is seeking a Senior Engineer-Customer Tools to be the primary technical authority for the design, definition, and delivery of the Serviceability Engine, a critical component underpinning AMD's serviceability strategy across its product portfolio. This role involves translating high-level serviceability goals into engineering requirements, architectural specifications, and delivery plans, working closely with Program Managers and Platform Architects. Responsibilities include owning the architectural vision, defining specifications for error detection, reporting, fault isolation, and recovery, leading architectural reviews, evaluating trade-offs, establishing standards, and providing technical guidance. The role also involves partnering with Program Managers on delivery plans, identifying technical risks, and acting as a technical interface with various internal teams and external stakeholders. Familiarity with data center and cloud serviceability requirements is preferred. | — | 0 |
| SoC Security and Virtualization Validation Engineer AMD is seeking a Security IP and Virtualization Validation Engineer to join their datacenter CPU and AI post-silicon validation team. The role involves developing and executing test plans for security and virtualization features in next-generation AMD Instinct GPUs, creating test content, developing post-silicon validation infrastructure, and collaborating with cross-functional teams for root cause analysis of platform issues. Requires strong programming skills (C/C++, Python), post-silicon lab experience, and knowledge of server SOC architecture. | — | 0 |
| Internal Mobility Advisor (12 Month FTC) This role is an Internal Talent Mobility Advisor at AMD, focusing on managing internal hiring, movement, and relocation processes. It involves owning offer processes, identifying risks, ensuring compliance, and improving workflows in collaboration with Hiring Managers, HR, and Global Mobility. The position is a 12-month fixed-term contract. | — | 0 |
| Shift Left/UMC Lab Liaison This role is for a UMC Lab Liaison Engineer at AMD, focused on post-silicon bring-up, debug, and feature enablement for DDR memory subsystems. The engineer will act as a technical point-of-contact for UMC-related issues, own end-to-end execution of memory subsystem validation, and work with LPDDR5/LPDDR5X/DDR5 technologies. The role requires strong debug skills, ownership, and collaboration across validation, firmware, design, and SoC integration teams. While the company mentions AI and data centers, this specific role is focused on hardware memory subsystems and not directly on AI/ML model development or deployment. | — | 0 |
| RTL Design Engineer AMD is seeking an RTL Design Engineer to join their Silicon IP solutions & SOC group. The role involves technical leadership across the design hierarchy, from architecture to productization, for complex IP solutions. Responsibilities include defining micro-architecture, evaluating design plans, RTL design, IP integration, documentation, and mentoring junior engineers. Experience with Verilog RTL design, VCS simulation, and scripting is preferred, along with a strong track record in developing leading-edge IP solutions like PCIe, DMAs, NVMe, or networking IPs. | — | 0 |
| CPU/Cores Post‑Silicon Validation (Virtualization) This role is for a Staff Engineer focused on post-silicon validation of CPU cores using virtualization. The engineer will stress core microarchitecture, identify silicon issues, and collaborate with design teams for root-cause analysis and resolution. The role treats virtualization as a primary validation vector to uncover real-world core issues under production-like stress. | — | 0 |
| Lead Engineer – Systems & Performance Engineering This role is for a Lead Engineer in Systems & Performance Engineering at AMD, focusing on improving products, exploring opportunities, and providing consultative direction. The role involves performance, automation, and development, with a need for strong programming skills in Python, C, or C++ and experience with system benchmarks. While the company emphasizes AI, this specific role is not directly building or researching AI models. | — | 0 |
| Lead Architect – Programmable Clock Architecture Lead Architect for Programmable Clock Architecture at AMD in Hyderabad, India. This role involves leading a team to develop clocking solutions for Adaptive-Embedded Computing products, collaborating with global teams, and addressing complex SOC clocking challenges. Responsibilities include developing clock distribution methodologies, analyzing clock timing, and collaborating with various IP teams. Requires deep understanding of system-level clocking, leadership skills, and expertise in STA and EDA tools. | — | 0 |
| Staff Software Development Engineer Software Development Engineer in the Business Enterprise Applications team, focusing on IT Global Operations & Supply Chain. The role involves developing product security, analyzing system performance impacting AMD's product lifecycle, and improving the quality of generated code. It requires strong software development, debugging, and communication skills, with a focus on collaborating with developers and global operations teams to enhance the security of the compute base. | — | 0 |
| Senior Product Development Engineer (Data Center Farm) This role is for a Senior Product Development Engineer at AMD, focusing on Data Center Server SoC Post-Silicon features validation and enablement. The engineer will work on hardware planning, content planning, data analyzing, developing and executing validation test plans, monitoring data center farm execution, debugging, and developing post-silicon validation infrastructure. The role requires experience with data center farms, volume validation, automation frameworks, and SoC/system level debugging, along with programming/scripting skills. | — | 0 |
| Systems Integration and Debug Lead This role is for a Systems Integration and Debug Lead in AMD's Datacenter Platform Engineering Group. The primary focus is on system-level debug, ensuring availability and uptime of data center systems, and root-causing complex hardware/firmware issues. The role involves leadership in guiding junior engineers and collaborating with various teams to resolve problems. While the company mentions AI and data centers, the core responsibilities of this specific role are centered around hardware and system integration/debug, not AI model development or deployment. | — | 0 |
| Senior Lead IP Design Engineer This role is for a Senior Lead IP Design Engineer at AMD, focusing on micro-architecting, designing, and delivering data fabric IP RTL components. The engineer will manage power, performance, and area requirements, working with architecture, verification, and physical design teams to ensure silicon success. The role involves defining features, digital design implementation, RTL coding, leading design domains, and post-silicon support. Experience in fabric/transport architecture, coherency, and memory/cache design is preferred. | — | 0 |
| SoC DFX Staff Engineer Seeking an experienced SoC DFX Engineer to define, design, and verify Design for Test (DFT) and Design for Debug (DFD) solutions for complex, high-performance SoCs. This role involves collaboration with architecture, RTL, firmware, and verification teams to integrate DFX features for silicon validation, bring-up, and debug across the product lifecycle. | — | 0 |
| Senior PC Board Design Engineer AMD is seeking a Senior PC Board Design Engineer to work on their Data Center GPU organization, focusing on designing high-speed PCB layouts for AI-based Graphic Processors. The role involves developing routing strategies, collaborating with various engineering teams, and contributing to new tools and processes for mass volume manufacturing. | — | 0 |
| PCIe / CXL and HSIO Validation Engineer This role is for a Principal Validation Engineer focused on PCIe, CXL, and HSIO interfaces for AMD's datacenter CPU post-silicon validation. Responsibilities include developing and executing test plans, creating test content, developing validation infrastructure, debugging issues, and collaborating with cross-functional teams. The role requires experience with high-speed IO interfaces, silicon bring-up, and programming/scripting languages. | — | 0 |
| Senior Firmware Engineer (Embedded & RTOS) Senior Firmware Engineer role focused on developing and supporting firmware for AMD's interconnect technologies (PCIe, CXL, USB4, etc.) in both pre-silicon and post-silicon environments. Requires strong C/C++/Python skills, embedded programming, RTOS experience, and hardware knowledge. The role involves contributing to firmware design, development, debug, and production cycles within a collaborative, multi-functional team. | — | 0 |
| CPU Cores Validation Senior Staff Engineer This role is for a Senior Staff Engineer in CPU Cores Validation at AMD. The primary focus is on validating the functionality and testability of next-generation CPU cores and caches through hardware system setup, x86 software development, and debugging. The role requires strong analytical and problem-solving skills, attention to detail, and the ability to drive project deliverables across cross-functional teams. While the company mentions AI and next-generation computing, the core responsibilities are in traditional silicon validation engineering, not direct AI/ML model development or deployment. | — | 0 |
| Lead Software Development Eng. Lead Software Development Engineer for AMD's Business Enterprise Applications team, focusing on IT Global Operations & Supply Chain. The role involves developing product security, analyzing system performance impacting AMD product lifecycle, and improving generated code quality. Requires strong software development, debugging, and communication skills, with experience in Java, .Net, C++, Python, SQL, UNIX/Linux, and security principles. | — | 0 |
| System Firmware Test Development Engineer AMD is seeking a System Firmware Test Development Engineer to join their firmware validation team. The role involves shaping firmware validation across pre-silicon and post-silicon environments by building scalable, automation-ready test solutions. Responsibilities include defining test strategies, designing end-to-end test flows, building automation-ready tests, analyzing requirements, executing tests, debugging failures, and contributing to simulation environments and test infrastructure improvements. The role emphasizes collaboration with firmware architects and SoC design teams, with a focus on low-level system behavior and building reliable test solutions. While AI-assisted tooling is mentioned, the core of the role is firmware validation for CPUs and GPUs. | — | 0 |